B.TechSemester 32021-22Computer Organization And ArchitectureKCS-302
View PDFDownload

Computer Organization And Architecture (KCS-302) - AKTU Question Paper 2021-22

B.Tech · Semester 3 · Free PDF Download

This is the official AKTU Computer Organization And Architecture Previous Year Question Paper for B.Tech Semester 3, academic session 2021-22. Published by Dr. A.P.J. Abdul Kalam Technical University (AKTU/UPTU), Lucknow. Free PDF download — no login required.

Course:B.Tech
Semester:Semester 3
Session:2021-22
University:AKTU / UPTU

Rate this paper

Questions Asked in 2021-22

Computer Organization And Architecture (KCS-302) — complete question paper

Section AAttempt all q u e s t i o n s i n b r i e f . 2x10 = 20
  • a
    List and briefly de fine the main structural components of a computer. CO1
  • b
    Differentiate between horizont al and vertical microprogramming. CO3
  • c
    Represent the following conditional control statements by t wo register transfer statements with control functions. If(P=1) then (R1 R2) else if (Q=1) then (R1R3)
  • d
    Design a 4-bit combinational incremental circuit using four full adder circuits
  • e
    Differentiate between Daisy c haining and centralized parall el arbitration
  • f
    What is the transfer rate of an eight-track magnetic tape w hose speed is 120 inches per second and whose density is 1600 bits per inch?
  • g
    Register A holds the binar y values 10011101.What is the reg ister value after arithmetic shift right? Starting from the initial number 10011101, determine the register value after arithmetic shift left, and s tate whether there is an overflow
  • h
    What is an Associative memory? What are its advantages and disadvantages? (i) Differentiate between static RAM and Dynamic RAM. CO4 (j) What are the different typ es of instruction formats? CO3
Section BAttempt any three o f t h e f o l l o w i n g : 10x3 = 30
  • a
    A digital computer has a com mon bus system for 8 registers of 16 bit each. The bus is constructed using multiplexers. I. How many select input are there in each multiplexer? II. What is the size of multiplexers needed? III. How many multiplexers are there in the bus?
  • b
    Explain destination-initia ted transfer using handshaking method. CO5
  • c
    Explain 2-bit by 2-bit Array multiplier. Draw the flowchart for divide operation of two numbers in signed magnitude form
  • d
    A digital computer has a memory unit of 64K X 16 and a cach e memory of 1K words. The cache uses direct mapping with a block size of four words. I. How many bits are there in the tag, index, block, and word fields of the address format? II. How many bits are there in each word of cache, and how they are divided into functions? Include a valid bit. III. How many blocks can the cache accommodate?
  • e
    Explain with neat diagram, the address selection for contro l memory. CO3
Section CAttempt any one p a r t o f t h e f o l l o w i n g : 10x1 = 10
  • a
    A binary floating-point number has seven bits for a biased exponent. The constant used for the bias is 64. I. List the biased representation of all exponents from -64 to +63. II. Show that after addition of two biased exponents, it is necessary to subtract 64 in order to have a biased exponent’s sum. III. Show that after subtraction of two biased exponents, it is necessary to add 64 in order to have a biased exponent’s difference
  • b
    Show the multiplication process using Booth algorithm, when the following binary numbers, (+13) x (-15) are multiplied
  • a
    Draw a diagram of a Bus system in which it uses 3 state buf fers and a decoder instead of the multiplexers
  • b
    Explain in detail multiple bus organization with the help o f a diagram. CO1
  • a
    The logical address space in a computer system consists of 128 segments. Each segment can have up to 32 pages of 4K words each . Physical memory consists of 4K blocks of 4K words each. Formula te the logical and physical address formats
  • b
    How is the Virtual address mapped into physical address? Wh at are the different methods of writing into cache?
  • a
    Explain how the computer buses can be used to communicate w ith communication
  • b
    What are the different methods of asynchronous data transfe r? Explain in detail
  • a
    Write a program to evaluate arithmetic expression using sta ck organized computer with 0-address instructions
  • b
    List the differences between hardwired and micro programmed control in tabular format. Write the sequence of control steps for the following instruction for single bus architecture

Question text is extracted from the official AKTU question paper PDF above. Hindi translations are omitted — every question is printed in English in the original paper. Last verified: 2026-08-23.

Computer Organization And Architecture — Other Year Papers

AKTU Computer Organization And Architecture PYQs from other sessions

Computer Organization And Architecture2022-23Computer Organization And Architecture2023-24Computer Organization And Architecture2024-25Computer Organization And Architecture2025-26

More B.Tech Semester 3 (2021-22) Papers

Other subjects from same semester and session

Python Programming2021-22Energy Science And Engineering2021-22Mathemativs Iv2021-22Data Structure2021-22Computer System Security2021-22Thermodynamics2021-22Introduction To Soft Computing2021-22Discrete Structures Theory Of Logic2021-22
View all B.Tech Semester 3 2021-22 papers →

Syllabus & More PYQs

Paper solve karne se pehle unit-wise syllabus dekh lo

📘 Computer Organization and Architecture — Unit-wise SyllabusBCS302AKTU 2nd Year SyllabusAKTU 2nd Year PYQs — All BranchesCSE 2nd Year Syllabus