Digital Electronics (BOE410) - AKTU Question Paper 2025-26
B.Tech · Semester 4 · Free PDF Download
This is the official AKTU Digital Electronics Previous Year Question Paper for B.Tech Semester 4, academic session 2025-26. Published by Dr. A.P.J. Abdul Kalam Technical University (AKTU/UPTU), Lucknow. Free PDF download — no login required.
Rate this paper
Questions Asked in 2025-26
Digital Electronics (BOE410) — complete question paper · 70 marks · 3 Hours
- aPerform following subtraction using 2’s complement method
- bDetermine the value of x in the expression, If (56.1A)16 = (x)8
- cWhat is difference between combinational and sequential circuits
- dObtain the excitation table of a JK flip flop
- eA flip-flop has 5 ns delay from the time the clock edge occurs to the time the output is complemented. What is the maximum delay in a 10-bit binary ripple counter that uses these flip-flops? What is the maximum frequency the counter can operate reliably?
- fWhat is the role of state reduction in sequential circuit design?
- gCompare static RAM and dynamic RAM
- aSimplify the following Boolean function using K-map and also draw the simplified logic circuit using basic logic gates. (SEM. IV) THEORY EXAMINATION 2025-26 DIGITAL ELECTRONICS
- bImplement a full adder by using 8:1 multiplexer
- cDefine bi-directional shift register. Draw and explain 3 bit bi-directional shift register using D flip-flop
- dDesign a primitive state diagram and state table for a circuit with two asynchronous inputs (X and Y) and one output Z. This circuit is to be designed so that if any change takes place on X and Y, Z is to change states. Assume initially that the two inputs never change simultaneously
- eExplain briefly the operation of TTL NOR gate
- aMinimize the following using Quine-Mc Cluskey Method
- bWhat is Gray Code? Convert (10010)₂ to Gray Code and explain its significance
- aExplain the look ahead carry generator with neat diagram
- bDesign a full subtractor using NOR gates only. (SEM. IV) THEORY EXAMINATION 2025-26 DIGITAL ELECTRONICS
- aDiscuss the Race around condition of JK flip flop. How JK flip-flop can be used as T flip-flop, Explain the design procedure
- bDiscuss Mealy and Moore FSM. What do you mean by excitation table?
- aDiscuss hazards in asynchronous circuits. How can race conditions be avoided?
- bDesign a sequential circuit with two flip flops A & B and one input x. when x = 0, the state of the circuit remains the same and when x = 1 the circuit passes through the state transitions from 00 to 01 to 11 to 10 back to 00 and repeat
- aWith the help of neat diagrams explain working of : (i) CMOS NAND gate (ii) CMOS NOR gate
- bDescribe the difference between PAL & PLA using neat diagram and suitable examples
Question text is extracted from the official AKTU question paper PDF above. Hindi translations are omitted — every question is printed in English in the original paper. Last verified: 2026-08-23.
Repeated Questions — BOE410
Questions that appeared in more than one session, found by comparing 2 years of Digital Electronics papers (2024-25, 2025-26)
What is the role of state reduction in sequential circuit design?
Appeared in: 2024-25 · 2025-26
What is Gray Code? Convert (10010)₂ to Gray Code and explain its significance
Appeared in: 2024-25 · 2025-26
Discuss hazards in asynchronous circuits. How can race conditions be avoided?
Appeared in: 2024-25 · 2025-26
Digital Electronics — Other Year Papers
AKTU Digital Electronics PYQs from other sessions
More B.Tech Semester 4 (2025-26) Papers
Other subjects from same semester and session
Syllabus & More PYQs
Paper solve karne se pehle unit-wise syllabus dekh lo