B.TechSemester 52022-23Advance Digital Design Using VerilogKEC054

Advance Digital Design Using Verilog (KEC054) - AKTU Question Paper 2022-23

B.Tech · Semester 5 · Free PDF Download

This is the official AKTU Advance Digital Design Using Verilog Previous Year Question Paper for B.Tech Semester 5, academic session 2022-23. Published by Dr. A.P.J. Abdul Kalam Technical University (AKTU/UPTU), Lucknow. Free PDF download — no login required.

Course:B.Tech

Semester:Semester 5

Session:2022-23

University:AKTU / UPTU

Rate this paper

Questions Asked in 2022-23

Advance Digital Design Using Verilog (KEC054) — complete question paper

Section AAttempt all questions in brief. 2 x 10 = 20

a
Describe the term mixed logic
b
Explain the Don’t care (X) condition in digital design
c
Define the term comparator
d
What is a Boolean Functi on for any circuit or device?
e
What is the term opt imization digital design?
f
Explain the term algorithms
g
What is defined as a fault?
h
Describe the term factoring. (i) Define the term sequential circuit. (j) Describe the term Pr ogrammable logic family

Section BAttempt any three of the following: 10 x 3 = 30

a
Explain different technique s used for Multiple output minimization
b
Design a 4:1 Multiplexe r using minimum gates
c
Describe the mapping algorit hm in detail with respect to digital design
d
Define different path sensit ization methods in digital design
e
Explain with a block diagr am the architecture of FPGA

Section CAttempt any one part of the following: 10 x 1 = 10

a
Describe the XOR Pattern h andling in digital design
b
Define the logic representa tion methods in mixed logic design
a
Describe the techniques and me thods used in structural specifications logic circuits with Verilog
b
Design a 3:8 Decoder using minimum gates
a
Explain the working and appl ications of ASM charts in digital design
b
Define the working and applications of multi-level minimiza tion and optimization in digital design
a
Explain the working and applications of BDD in digital desi gn
b
Describe the techniques use d to detect faults in digital circuits
a
Explain with a block diagr am the architecture of ASIC
b
Elaborate with a block dia gram the architecture of PLD

Question text is extracted from the official AKTU question paper PDF above. Hindi translations are omitted — every question is printed in English in the original paper. Last verified: 2026-08-23.