B.TechSemester 42023-24Digital ElectronicsBEE401

Digital Electronics (BEE401) - AKTU Question Paper 2023-24

B.Tech · Semester 4 · Free PDF Download

This is the official AKTU Digital Electronics Previous Year Question Paper for B.Tech Semester 4, academic session 2023-24. Published by Dr. A.P.J. Abdul Kalam Technical University (AKTU/UPTU), Lucknow. Free PDF download — no login required.

Course:B.Tech

Semester:Semester 4

Session:2023-24

University:AKTU / UPTU

Rate this paper

Questions Asked in 2023-24

Digital Electronics (BEE401) — complete question paper · 70 marks · 3 Hours

Section AAttempt all questions in brief. 2 x 7 = 14

a
Convert decimal number 37 to its binary equivalent
b
Explain Universal Gates
c
What do you mean by a combinational circuit?
d
What is meant by a half adder?
e
Write advantages and disadvantages of ECL Family
f
What is meant by Fan in and Fan out?
g
What are the advantages of CMOS logic family?

Section BAttempt any three of the following: 7 x 3 = 21

a
Simplify the Logical Expression
b
Draw and explain the design of 32:1 MUX using 8:1 MUX and 4:1 Mux
c
For clocked JK flip -flop write the state table, draw the state diagram and state equation
d
Explain briefly the operation of TTL NAND gate in tri state output configuration
e
Implement a 3-input NOR Gate using CMOS and DTL logic families. Also Explain the working in both cases

Section CAttempt any one part of the following: 7 x 1 = 7

a
Convert the following expressions into their standard POS form (i) AB +AC+BC (ii) A +BC+ ABC
b
A logical expression in the standard SOP form is as Minimize it using K-Map
a
Sketch the flow chart showing algorithm for performing subtraction using Adder
b
Implement the following expression using a multiplexer
a
Explain the working of Master-Slave JK Flip-Flop with the help of logic diagram
b
Explain modes of operation of shift register. And state various applications of shift registers
a
Compare the performance of TTL, CMOS and ECL logic
b
With the help of neat diagrams explain working of : (i) CMOS NAND gate (ii) CMOS NOR gate
a
What do you mean by R-2R ladder DAC? Explain working operation od R-2R Ladder DAC
b
What are different types of ADC? Explain operation of dual slope ADC

Question text is extracted from the official AKTU question paper PDF above. Hindi translations are omitted — every question is printed in English in the original paper. Last verified: 2026-08-23.